
FSM 1: Intro to Finite State Machines

What is a FSM?

- FSM: Finite State Machine
- Synchronous Machine with "states" of operation
- At each active clock edge, combinational logic computes outputs and next state,


as a function of inputs and present state




Mealy and Moore

Moore vs Mealy FSMs: Different Output Generation

Mealy machine: output is a function of a present state & inputs.



Moore machine: output is a function of a present state only.



Structure

State Memory

- o set of n FFs store current state of machine; up to 2ⁿ states.
- FFs can be J-K or D, but D FFs simpler (1 input vs. 2 inputs for J-K FFs)

Next State Logic

 combinational circuit which decides the next state of the machine based on current state and inputs:

Next state = f (inputs, current state)

Output logic

combinational circuit which creates the output

Moore: outputs depend on current state


outputs = g (current state)

Mealy: outputs depend on the current state & inputs

outputs = g (inputs, current state)



Traffic Problem...



At a busy intersection on campus...

Students from the Law faculty are burying their heads in their books and are not looking where they are going.


Students from the Business faculty are occupied on their phones and aren't looking at where they're going either....


Traffic Problem...

Design a FSM to control the traffic lights!

1) Sensors T_B and T_L is TRUE when students are present. False otherwise.

- 2) Control traffic lights L_L , L_B to be green, yellow, red.
- 3) Reset to Green on Law Ave and Red on Business St.






Every 5 sec, check the traffic and decide what to do!


- If the lights on Business St. are green and there's no traffic, the lights turn yellow for 5 secs. After that, they turn red and Law Ave. lights turn green.
- So on, so forth.
- If there is traffic, lights do not change.


Law Law Street


Step 1: State Transition Diagram


- Overall Block Diagram of System
- Design State Transition Diagram to represent FSM












State Transition Diagrams



- Circles represent states.
 - * Each state specifies values for <u>all outputs</u> (Moore)
- Arcs represents transitions between states.
 - * Labels > input that triggers the transition.
 - * Transitions take place on the active edge of the clock.
- Arc from outer space indicates initial state upon reset
- Within each state, for any combination of input values, there's exactly <u>one applicable</u> arc.


Step 2: Next State Table

- 1. From STD, find the number of states
- 2. Number of bits / FFs required = ? to go through these states
- 3. State Assignment

State	S_1S_0
S0	00
S1	01
S2	10
S3	11

4. Next State Table

Current State	Inputs		Next State
S	$T_{\rm L}$	$T_{\rm B}$	S+
S0	0	Х	S 1
S0	1	Х	S 0
S 1	Х	Х	S 2
S2	Х	0	S 3
S2	Х	1	S 2
S 3	Х	Х	S0



Step 2: Next State Table


5. State Generator Circuit

Currer	t State	Inp	uts	Next	State
S_1	S_0	$T_{ m L}$	T _B	S ₁ +	S_0 +
0	0	0	X	0	1
0	0	1	X	0	0
0	1	Χ	X	1	0
1	0	Χ	0	1	1
1	0	X	1	1	0
1	1	X	X	0	0

$$S_1^+ = \overline{S_1}S_0 + S_1\overline{S_0}\overline{T_B} + S_1\overline{S_0}T_B$$

= $S_1 \oplus S_0$

$$S_0^+ = \overline{S_1} \overline{S_0} \overline{T_L} + S_1 \overline{S_0} \overline{T_B}$$



Step 3 : Output Logic

1. Output Truth Table


Current State

Outputs


=					
S_1	S_0	${f L_{L1}}$	$\mathbf{L_{L0}}$	$\mathbf{L}_{\mathbf{B1}}$	L_{B0}
0	0	0	0	1	0
0	1	0	1	1	0
1	0	1	0	0	0
1	1	1	0	0	1

Output	L_1L_0
Green	00
Yellow	01
Red	10

$$\begin{array}{ccc} L_{L1} = S_{1} & L_{L0} = \overline{S_{1}}S_{0} \\ L_{B1} = \overline{S_{1}} & L_{B0} = S_{1}S_{0} \end{array}$$



Verilog~! – Code Structure



FSM in Verilog

```
module fsm(input clk, ..., output ... ...);

reg __ state, nextstate;

parameter s0 = 2'b00; parameter is used to define constants within a module, improving code readability.

always (*)
case (state)
s0 : nextstate = S1;
s1 : nextstate = S0;

Next State Combinational Logic:
(*) code is triggered whenever any input changes → combinational logic.
```

Sequential Logic:

case represents next state table.

Use <= to infer flip-flops.

Is this Sync or Async reset?

Equality Comparison :


a == b evaluates to 1 if a equals b.

endcase

FSM Traffic Controller in Verilog

```
module traffic (input clk, reset,
TL, TB, output [1:0] LL, LB);
reg [1:0] state, nextstate;
parameter S0 = 2'b00, S1 = 2'b01,
S2 = 2'b10, S3 = 2'b11;
parameter green = 2'b00,
yellow= 2'b01, red= 2'b10;
always @ (*) begin
  case (state)
    S0: next state = TL ? S0 : S1;
    S1: next state = S2;
    S2: next state = TB ? S2 : S3;
   S3: nextstate = S0;
  endcase
end
```


```
always@(posedge clk, posedge reset)
 begin
      if (reset) state <= S0;</pre>
      state <= nextstate;</pre>
 end
 //What's the diff between these
 //2 ways of coding output logic ?
assign {
m LL}
 = {state[1], ~state[1] & state[0]};
assign LB =
 (state== S0 || state== S1) ? red :
 ( (state == S2) ? green : yellow );
                               T_1 = 1
                       RST
 endmodule
                                    T_L = 0
                            S0
                                               S1
                                            L: yellow
                          L<sub>1</sub>: green
                          L_B: red
                                             L<sub>B</sub>: red
                             S3
                                               S2
                                     T_B = 0
                                              L<sub>L</sub>: red
                           L<sub>i</sub>: red
                          L<sub>B</sub>: yellow
```



Traffic Controller


 Check the waveforms in the timing diagram below...

Are they correct?



 $T_L = 0$

S1



RST

SO